Detector 1

From RHESSI Wiki

(Difference between revisions)
Jump to: navigation, search
Line 105: Line 105:
  17-228-19:58:58 /IDPUTABLE1 OFFSET=FRONTSLOWDAC
  17-228-19:58:58 /IDPUTABLE1 OFFSET=FRONTSLOWDAC
  17-228-19:59:07 /IDPULOAD VALUE=0x15
  17-228-19:59:07 /IDPULOAD VALUE=0x15
 +
 +
* 2017 November 3: Rear fast threshold increase to 0xFF
 +
 +
 +
17-307-16:33:21 start idib_chg_thrshld(1,rear,fast,0xFF) ; was 0x90
 +
17-307-16:33:25 /IDPUDUMPTABL TABLE=DIBTBL1
 +
17-307-16:33:25 /IDPUTABLE1 OFFSET=REARFASTDAC
 +
17-307-16:33:36 /IDPULOAD VALUE=0xFF
   
   
Line 172: Line 180:
|-
|-
| 2017-May-09 20:43:44 || 0x90 (was 0x60)
| 2017-May-09 20:43:44 || 0x90 (was 0x60)
 +
!-
 +
! 2017-Nov-03 16:33:21 !! 0xFF (was 0x90)
|}
|}

Revision as of 18:37, 8 November 2017

This page contains information about changes/issues for RHESSI detector 1 after the 2014 anneal. Detector 1 updates from 2012-mid 2014 can be found here: Detector 1 anneal 2012

Contents

Post 2014 Anneal

Detector 1 is SEGMENTED following the 2014 anneal (yay!)

2015-194-16:33:58 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-194-16:34:12 /IDPLOAD VALUE=0x50 ; was 0x45
2015-205-17:18:59 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-205-17:19:08 /IDPLOAD VALUE=0x70 ; was 0x60
 2015-252-17:51:10 /IDPUTABLE1 OFFSET=REARFASTDAC
 2015-252-17:51:17 /IDPLOAD VALUE=0x80 ; was 0x70
2015-281-21:50:13 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-281-21:50:24 /IDPLOAD VALUE=0xA0 ; was 0x90
2015-282-19:55:48 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-282-19:55:58 /IDPLOAD VALUE=0xB0 ; was 0xA0
2015-285-21:51:28 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-285-21:51:37 /IDPLOAD VALUE=0xC0 ; was 0xB0
2015-285-20:16:55 /IDPUTABLE1 OFFSET=FRONTFASTDAC
2015-285-20:17:03 /IDPLOAD VALUE=0x50  ; was 0x40
2015-312-06:16:29 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-312-06:16:52 /IDPLOAD VALUE=0xE0 ; was 0xD0
2015-313-19:22:53 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-313-19:23:03 /IDPLOAD VALUE=0xF0 ; was 0xE0
2015-314-18:55:49 /IDPUTABLE1 OFFSET=REARFASTDAC
2015-314-18:56:05 /IDPLOAD VALUE=0xFF ; was 0xFF
2015-348-18:19:00 /IHVDAC DETECTOR=1, VOLTAGE=176 ; 34-6.8 V
2015-362-09:13:58 /ihvdac detector=1, voltage=166 ; Lowered G1 HV by 200V
2016-013-21:20:47 /IHVDAC DETECTOR=1, VOLTAGE=129 ; 2500 V
2016-027-20:16:13 /IHVDAC DETECTOR=1, VOLTAGE=77   ; 1500V from 2000V

Post 2016 Anneal

2016-139-18:53:32 /ihvdac detector=1, voltage=0
2016-139-18:56:49 /idibpwroff value=1
16-119-00:49:49 start ihv_ramp_stage1_g1_g4_g7 (HV = 0x0A, ~200 V)
16-119-02:27:48 start ihv_ramp_stage2_g1_g4_g7 (HV = 0x33, 980 V)
16-119-04:08:00 start ihv_ramp_stage3_g1_g4_g7 (HV = 0x67, 1985 V)
16-120-00:22:16 start ihv_ramp_stage4_g1_g4_g7 (HV = 0x9A, ~3000 V)
16-120-02:01:36 start ihv_ramp_stage5_g1_g4_g7 (HV = 0xB3, ~3500 V)
16-120-03:41:12 start ihv_ramp_stage6_g1_g4_g7 (HV = 0xCE, 3995 V)

live time was about 97.8 % The last commanding was at DOY180-20:54 UTC.


2017-026-16:00:18 /ihvdac detector=1, voltage=0 ; detector 1 off
2017-107-21:32:05 start ihv_ramp_stage2_g1 ; 1000 V
17-107-23:09:42 start ihv_ramp_stage3_g1
17-108-00:43:46 start idib_chg_thrshld(1, FRONT, FAST, 0x80)
17-108-00:45:22 start idib_chg_thrshld(1, REAR, FAST, 0x60)
 2017-115-22:28:46 /IDPUTABLE1 OFFSET=FRONTFASTDAC
 2017-115-22:28:56 /IDPULOAD VALUE=0x90 ; was 0x80
17-228-19:58:55 start idib_chg_thrshld(1,FRONT,SLOW,0x15)
17-228-19:58:58 /IDPUDUMPTABL TABLE=DIBTBL1
17-228-19:58:58 /IDPUTABLE1 OFFSET=FRONTSLOWDAC
17-228-19:59:07 /IDPULOAD VALUE=0x15


17-307-16:33:21 start idib_chg_thrshld(1,rear,fast,0xFF) ; was 0x90
17-307-16:33:25 /IDPUDUMPTABL TABLE=DIBTBL1
17-307-16:33:25 /IDPUTABLE1 OFFSET=REARFASTDAC
17-307-16:33:36 /IDPULOAD VALUE=0xFF


D1 front slow LLD threshold history

post 2014 anneal 0x0C
post 2016 anneal 0x0c
2017-Aug-16 0x15

D1 front fast LLD threshold history

post 2014 anneal 0x22
2015-May-12 21:01:12 0x30 (was 0x22)
2015-May-12 21:10:35 0x40 (was 0x30)
2015-Oct-12 20:17:03 0x50 (was 0x40)
post 2016 anneal 0x22
2017-Apr-18 00:43:46 0x80
2017-Apr-25 22:28:56 0x90 (was 0x80)
2017-May-09 19:06:57 0xE0 (was 0xA0)

D1 rear slow LLD threshold history

post 2014 anneal 0x30
post 2016 anneal 0x30

D1 rear fast LLD threshold history

post 2014 anneal 0x45
2015-Jul-13 16:34:12 0x50 (was 0x45)
2015-Jul-24 17:19:08 0x70 (was 0x60)
2015-Sep-9 17:51:17 0x80 (was 0x70)
2015-Sep-17 06:36:06 0x90 (was 0x80)
2015-Oct-08 21:50:24 0xA0 (was 0x90)
2015-Nov-06 06:16:52 0xE0 (was 0xD0)
2015-Nov-07 19:23:03 0xF0 (was 0xE0)
2015-Nov-08 18:56:05 0xFF (was 0xF0)
 ?? 0x50
2017-Apr-18 00:45:22 0x60 (was 0x50)
2017-May-09 20:43:44 0x90 (was 0x60) - 2017-Nov-03 16:33:21 0xFF (was 0x90)

D1 HV history

post 2014 anneal 3995 V
2015-Dec-14 18:19:00 UTC 3407V
2015-Dec-28 09:13:00 UTC 3210V
2016-Jan-13 21:20:47 UTC 2500V
2016-Jan-27 20:16:13 UTC 1500V
post 2016 anneal 3995 V
2016-Jul-04 0V
2017-Jan-26 0V
2017-Apr-3 2000 V
2017-Apr-11 0 V
2017-Apr-18 2000 V
2017-Jul-05 1500 V
Personal tools
Namespaces
Variants
Actions
Navigation
Toolbox